The rat race continues: Shanghai will be 45nm, have up to 12 cores, include the long awaited Hypertransport 3.0 for socket-to-socket and southbridge communication, and can emulate quad channel memory. For more: [DailyTech]